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I. INTRODUCTI ON
The data ring communication project at the Naval Postgraduate School
has been underway for a year in an effort to establish such a data net-
work at the school. Through the work of Lieutenant Keith Albert Hirt,
the project was formulated as described in his master's thesis, "A Proto-
type Ring-Structured Computer Network Using Micro-Computers." In this
report, the conceptual design and introduction to a Distributed Computing
System has been presented and will not be included here. For a detailed
introduction as to what this system entails, reference should be made to
that publication. Only a general summary of these results will be in-
cluded herein for completeness.
A Data Communication Ring Network consists of a unidirectional serial
communication link, interfaces which can connect themselves to this link,
and host processors from which and to which data (in the form of messages)
can be passed. Figure 1 refers to such a possible network. The two com-
puters, micro-computer, terminal controller, and disc system would be ex-
amples of host processors. Each is attached to the ring through a ring
interface (Rl) which enables them to communicate with any of the other
hosts.
The key to the reliability of this type of system lies in the relia-
bility of each of the individual ring interfaces and the method by which
they control the operation of the ring. In order to maintain high relia-
bility, no single ring interface (or node) is given ultimate control of
the ring. If this were done and the master node were to fail for any rea-
son, the whole system would be totally inoperable until the central con-
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Figure 1. A Sample Data Communication Network

all nodes are given the capability to take charge of the ring. Also, an
explicit order i control hierarchy, or "chain of command" is built into
the hardware of each node (via a timer) so that a node will take control
of the ring only if there is no other node "higher in the chain of com-
mand" to do so. This will be explained in detail later in this report.
The important thing to understand is that all ring interfaces have the
capability to take control of the ring and that only one ring interface
will have control at a time under normal operation.
When a node has control of the ring, his host processor is then per-
mitted to transmit a message to another processor in the system. If his
host does not wish to transmit, however, the RI then passes control to
the next node "downstream" in the ring and begins waiting for messages
destined for his host or for control to be handed to him again. When a
message arrives for his host, the RI simply signals his host to prepare
to receive data, and then begins to deliver it, one byte at a time. At
the end of the message, the RI informs his host that he is finished re-
ceiving and then continues watching for either another message addressed
to his host or an opportunity to take control of the ring. Notice, how-
ever, that while a RI is receiving a message from the ring and deliver-
ing it to host, he does not remove the message from the ring. Instead,
he merely copies it, one byte at a time. This means that the message
continues around the ring and may be sent to more than one processor in
a single transmit sequence. However, when the message finally returns
to the originating node, it is then taken from the ring and the originat-
ing node passes control to the next node in the ring.
This then is the basic operation of a ring structured network. Ob-
viously there are many synchronizing problems which have not yet been
discussed; however, these are left for discussion later in this paper.
10

The author wishes only to present the basic operation of a ring network
here and to introduce some of the terms which will be used extensively
in later sections. If additional information and background is needed,
the reader should refer to Hirt's thesis as previously stated.
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II. DATA HANDLING TECHNIQUES
As stated in the introduction, the Ring Interface handles all of the
receiving and transmitting procedures for his host processor. The host
merely delivers to his respective RI one byte of data at a time during
transmission and then receives one byte at a time during reception. How-
ever, data is shipped serially on the ring and in an encoded form.
Therefore, the data bytes must be encoded and put in a serial form by the
RI during transmission and then decoded and collected into byte form dur-
ing reception. These processes will be discussed here.
A. TRANSMISSION
After the ring interface has taken control of the ring and has deter-
mined from his host that a message is to be transmitted, he then takes
the first byte of data from the host (as shown in Figure 2) and places it
into a parallel-in, serial-out shift register. A special transmission
clock is then used to shift the data through an encoder and out to the
ring. Each of the original data bits is thereby transformed into two
transmission bits. (The code for this transmission process is shown in
Figure h. ) Notice that with this code, it is impossible to get three
zeros or three ones next to each other in a transmission sequence. Also,
this implies that the ring must transmit twice as many bits in encoded
form than were in the original message. However, since it is impossible
for three identical digits to appear next to one another in the encoded
serial message, this implies that the receiving RI can watch for this case
and thereby detect transmission errors. This is one of the performance
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to run at a relatively high bit transfer rate (100K to 1000K bits/sec),
a substantial data rate is still possible. Furthermore, employing this
code also enables the RI to recover the clocking information that is need-
ed to process the data directly from the message itself since only two
identical digits can appear together in normal transmission before a
change occurs. Consequently, this type of code is called a self-clocking
code and was another reason for selecting it.
Finally, notice that the data bytes are encoded from the low order
bits to the high order bits. This implies that low order bits leave the
RI first during transmission and arrive first during reception. Also,
notice that the shift register must be clocked only half as fast as the
encoder since the encoder produces twice as many bits as it receives.
B. RECEPTION
During the receiving sequence, the RI transforms the encoded trans-
mission sequence back into a byte configuration for his host while watch-
ing for three identical transmission bits in a row. If this occurs, the
RI signals his host that there has been an error in transmitting the mes-
sage (called a Bipolar Violation). During this process, the RI uses a
reception clock (recovered from the incoming data) to time the bits as
they arrive. When sixteen have passed through a serial-in, parallel-out
shift register, they are decoded and passed to the host.
As the bits were being encoded, in the transmission process, the first
encoded bit from the encoder was actually the original data bit and the
second was merely a "filler" bit designed to aid in error detection, syn-
chronization, and clocking. For example, a zero into an encoder produces
an encoded transmission pair consisting of a zero followed by a one. (in




by a one). Thus the encoded zero is the same as the original zero and
the one is merely "garbage" to aid in error detection. Therefore, all
that is needed to decode the message is to just "grab" the first bit of
a transmission pair and discard the second. Thus instead of actually us-
ing a decoder to transform the transmission pairs back into their origi-
nal form, the RI just takes the leading bit of each transmission pair and
places it into a serial-in, parallel-out shift register as shown in Fig-
ure 3» A counter is then used to tell the RI when sixteen bits have
passed through the preview window (which implies that eight data bits
have been assembled in the "decoder" shift register). A latch is then
triggered and the newly assembled data byte is taken from the shift reg-
ister and sent to the host.
Notice that the receive clock cycles for each and every transmission
bit. Therefore, this clock is used (as shown in Figure 3) to send data
through the preview shift register, to clock the receive Modulo 16 count-
er, and (by using every other pulse) to drive the "decoder" shift regis-
ter.
Thus, in summary, the RI transforms the data byte from the host into
an encoded serial output to the ring during a transmission sequence and
assembles the "real" bits from the transmission data and passes them to
the host in byte form during the reception process. Obviously, timing
is very important during these processes to avoid missing data or assem-
bling it improperly. For instance, if the "decoder" shift register should
slip out of phase by one bit, it would assemble the "garbage" bits and
discard the "good" data. Therefore, timing will nojj be covered in an






Distributing the control of the ring to each of the ring interfaces
has the advantage of increasing the overall reliability of the system.
However, it also creates a more complex synchronization and timing prob-
lem. Since only one RI can have control of the ring at any point in time
to insure proper operation of the entire network, a system of synchroni-
zation symbols (tokens) and a timing hierarchy (or "chain of command")
relationship was developed between each of the nodes in the ring network.
The tokens and "chain of command" constitute the Control Protocol of the
system and will now be presented.
A. TOKENS
In order to punctuate the continuous flow of data on the ring, three
control tokens were defined. These tokens are shown in Table 1 along
with their hexidecimal and binary configurations. Each of these tokens
has the high order half-byte in common— 1110. This sequence is obviously
a Bipolar Violation and therefore could never appear normally in any en-
coded message. Thus, it is used to trigger circuitry within the RI which
enables the low order half-byte to be decoded. If any of the three low
order configurations appear (1100, 0101, of 1010), the byte is then rec-
ognized as a control token by the RI and the appropriate circuitry is en-
abled. Care was taken to maximize the Hamming Distance between the low
order half-bytes in order to minimize the possibility of ring noise trans-
forming one legal token into another. (The Hamming Distance is computed
by performing an exclusive or operation on the control tokens two at a

















































Distance, the lower the probability of transforming one token into
another). Out of a maximum of four, each of the control tokens is at
least two Hamming units from the others.
Thus after defining this system of punctuation, the format for the
message transmission was defined. Figure 4 represents a typical message.
The different segments and their meanings will now be discussed.
1. SOM—This is the Start-of-Message token which is used to tell all
receiving El's that a message is to follow. Since all of the counters
within the ring interfaces work on a modulo sixteen basis, eight zeros
are added to the end of this token in order to pad the length to sixteen.
2. PNAME—The Pname (Process Name) segment is used by the Ring In-
terface to determine if the message is intended for its host. Each host
offers various processes to the system. The presence of a process within
the host is recorded in a 256 by 1 RAM (Random Access Memory) which re-
sides within the RI. When a message is sent to the ring and destined for
a certain process, each RI checks its memory to see if his host offers
that service. If a match occurs (a "one" located in the memory location
which corresponds to the decoded PNAME byte), the message is then relayed
to the host for processing. If it does not match (a "zero" in that lo-
cation)
,
the message is ignored.
3. Message Body—The message body consists of the sixteen bit encoded
segments (eight data bits) which are to be relayed to another processor
in the ring network. The messages, therefore, are variable length. How-
ever, to avoid the situation where one processor takes control of the
ring through his associated RI and keeps it for the rest of the day while
transmitting vast data banks through the system (for instance), a maximum




"hogging" host's RI to shut down and exit from the ring. This maximum
length is implementation dependent and may be varied from implementation
to implementation.
4. CRC Segments—These two sixteen bit segments (two eight bit data
bytes) are generated by each RI as an additional transmission error check-
ing technique. Basically, the body of the message is considered to be
one huge number and a polynomial technique is used to divide it. The re-
mainder is what makes up the CRC segments and is placed after the main
body of the message. Then when the message is received, the message is
again divided, but with the CRC bits added in. This time the remainder
should be zero when subjected to the polynomial technique. If it is, the
message has been transmitted correctly—if not, the receiving host and
originating host are informed that a CRC error has occurred.
5. BOH—The End-of-Message token with its associated eight bits of
padding follows next and serves three useful functions. First, it tells
the RI that there is no more information to relay to his host. Secondly,
it signals the CRC circuitry to check its remainder for a transmission
error. Finally, it is used to delimit the message body from the node ad-
dress and status information.
6. Node Address—The sixteen bit node address is placed onto the
message so that the originating RI can insure that his message has re-
turned to him properly and that no ring error condition exists. Each node
has a unique node number which therefore limits the maximum number of
nodes on the ring to 256 since the eight bits must be encoded for trans-
mission to prevent a bipolar violation from being detected.
?. Status Bits—The three status bits which follow the node number
are used by the host to determine if his message was received correctly
19

"by the target RI's. The information that is generated from these status
bits are summarized in Table 2.
Therefore, the SOM and BOM are used to punctuate the message so that
the RI can separate host data from the data it must have to keep the ring
operational (like node number and status information). The final token,
the CTL or Control token is used to pass control of the ring from one
node to another. When a RI receives a CTL token, it is allowed to take
control of the ring and place a message on it. When it has completed
transmission (or if the host does not wish to transmit), it places an-
other CTL on the ring which is then received by the next node in the ring.
In summary, these three tokens serve as the punctuation needed to keep
the ring operational. Taking these from the system would result in the
same chaos as would occur by taking all the punctuation, spaces, and up-
percase letters from this report, itwouldbeentirelyimpossibletotellwher
eonemessagestopsandanotherstarts
B. TIMING HIERARCHY
Through the use of the control tokens the ring network can be main-
tained in a steady state condition. But error condition handling and ini-
tial power up has not been discussed. The question of how the first CTL
arrives on the ring and who takes command when a ring error condition ex-
ists will now be addressed.
As previously stated, a ring interface can take control of the ring
network whenever a CTL token arrives at that node. However, it can also
take control if it feels that something is wrong with the ring and that
it has waited "too long" without seeing either a SOM or CTL. This is the
"time-out function" of the RI . In order to insure that only one RI "times-
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Figure 4 . Message format and transmission code
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1;
was implemented and a unique timer built into each RI. (Refer to Figure
5) °< is the maximum time allowed for a node to transmit. After that
amount of time, the originating RI shuts off his "hogging" host and exits
from the ring, g is the incremental period of time that will insure that
only one node can "time-out" at any point in time and must be strictly
greater than the maximum amount of time needed to send a bit around the
ring
—
y« ^ an error condition occurs and the CTL token is somehow lost
from the ring—all of the nodes begin a waiting race to see who will take
control of the ring and place a new CTL on it. The RI who has the "short
est timer" (smallest °<+ ng) and is still connected to the ring will "time
out" first. This is a relative question. If, for example, nodes 1 and 2
in Figure 5 were not hooked up to the ring, node 3 would ha,ve relatively
the shortest timer and would take control and send a CTL to the ring.
Thus, no one node is given the responsibility to either start the ring or
correct an error situation. Also, during initial power-up, one or more
nodes may enter the ring and begin waiting for an opportunity to take
control and transmit. However, since no node has control of the ring,
the waiting race will begin again and the node who is highest in the "chain
of command" (i.e. has the shortest timer) will take control and transmit
a CTL token and the ring will again resume steady state operation.
This timing hierarchy then, allows nodes to enter and exit from the
ring at will without interfering with the overall operation of the ring.
(The ENTER and EXIT procedures will be discussed in detail later.) If,
at any point in time, a CTL does not reside on the ring and no RI is in
control, the timing hierarchy will provide a "command" node to restart
the system. Also, if two CTL tokens are detected on the ring, a ring er-
ror condition is recognized and the detecting RI simply removes the extra




1) °< = maximum time allowed for message transmission
2) ^ = the incremental time delay
3) y = the time required for a bit to travel around
the ring when all nodes are connected
4) Requirement: /$ > y
Ring Interface Timer Heirarchy Distribution
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not be attempting to send messages at the same time. (Further explanation
of ring error procedures will be discussed in detail later in this report.)
In summary, the three control tokens and the "time-out" hierarchy en-
able the individual ring interfaces to recognize messages and pass control
between one another while insuring that no two nodes take control at the
same time. The unique timers which are built into each RI also enable
the network to detect error conditions and restart automatically. Also,
the timers regulate the amount of time that a host processor can transmit
to prevent ring "hogging." The actual procedures which are utilized to
transmit, receive, enter and exit the ring, and detect error conditions
will now be presented and discussed in flow charted form. Actual imple-
mentation of these procedures will be discussed in later sections.
2h

IV. RING INTERFACE OPERATIONAL PROCEDURES
In an effort to simplify the complexity of the data handling sequences
required to maintain normal operation of the ring while detecting and cor-
rection error conditions, the required microinstructions have been func-
tionally grouped into procedures. These include INIT, MAIN, XMIT, RECEIVE,
XRINGERR, RRINGERR, ENTER, EXIT, EOMWATCH, XMITERR, and DIE. Flow charts
are included in the appendix and a description of each procedure and its
contribution to the overall system is presented here.
INIT—The initialization procedure is used to place the RI in a ready
state before it actually attempts to enter the ring. In this procedure
a flag is set to tell the RI that it is not yet connected to the ring.
Also, the "relay" mode is selected so that all information that enters
the ring interface will be echoed to the ring. This insures that no in-
formation is lost from the ring while nodes enter and exit the system.
INIT is activated by resetting the RI.
MAIN—This procedure is the heart of the system. From here the RI
watches for the CTL and SOM tokens which indicate that control will be
passed to the XMIT or RECEIVE procedures respectively. However, MAIN
also performs three additional functions. It checks to see if the RI is
connected to the network. If not, the system is placed into a wait loop
until the host processor signals the RI to connect itself to the system.
Secondly, while watching for the CTL and SOM tokens, the RI also monitors
the host to see if he wishes to disconnect from the system. If so, the
EXIT procedure is called and the RI exits from the ring. Finally, in





preview window within the built in timer limit, the RI assumes control
of the ring and places a CTL token on it. It then resets the timer and
reenters the waiting loop.
Thus, from this procedure the control tokens are detected and appro-
priate subroutines are enabled. Also, the ring error conditions are de-
tected and RI control is assumed. Finally, exit from and entrance to the
network is enabled and monitored.
ENTER—The ENTER routine is used to electronically enter the RI into
the network. In this procedure, all the status flags used within the RI
to detect the occurrence of events are reset. The timer is also reset
and the RI is placed into a loop waiting for a CTL, SOM, or the timer.
Basically, the RI is waiting for the opportunity to enter the system with-
out interrupting any existing messages on the ring. Thus, the RI waits
until a CTL token is detected (or the timer expires which indicates that
no one is in control of the network) before attempting entrance. When
the CTL appears, the RI simply waits until it passes and then connects
itself to the ring. The appropriate status flag is then set to let the
RI know that it is connected.
EXIT—The EXIT procedure is merely the inverse of the enter routine
except for one important point. When the CTL token is recognized, it is
taken from the ring (or "gobbled"). This places the ring in the error
state where no RI is in control. Thus, the RI with the shortest timer
still remaining on the ring will assume control and replace the missing
CTL. This mechanism prevents interference with message traffic by an
exiting RI
.
RECEIVE—The RECEIVE routine contains the sequences required to rec-
ognize a message in the format shown in Figure 4. As the message enters
26

the RI , it is checked, (the Pname byte is processed and checked against
the RI Pname memory) , assembled, and transferred to the host byte by byte.
Care is taken to insure that a message overrun does not occur during this
process. If the host does not accept the data byte before a new byte
shifts into the "decoder" shift register, a data overrun occurs and the
byte of data is lost from the message. When this occurs, the host proces-
sor and the originating RI must be informed that the message was not re-
ceived properly. Therefore, when an overrun is detected, the Receive
overrun flag is enabled.
The "handshaking" which is required to hand a byte of data to the
host is shown in Figure 6. Notice that the host is required to positively
acknowledge that it is ready to accept data and again that it has copied
the data. This is done to insure that the message is properly received
by the host.
After the message is received, the three message status bits are mod-
ified on the returning message (according to the protocol established in
Table 2) in order to inform the originating RI of the status of the mes-
sage reception. When this is complete, the MAIN procedure is activated
and the RI begins the waiting process again. If, however, during recep-
tion an extra CTL or SOM is detected, or if the timer expires, this indi-
cates that a "Ring Error" condition exists and the RRINGERR routine is
executed.
RRINGERR—This routine is used to restart the ring from an error con-
figuration. It implies that during reception of a message, the RI has
encountered a misplaced CTL or SOM or that the timer has expired indicat-
ing that no one is in proper control of the ring network. Therefore, a












When the RI receives a message for its host, it
raises the
jeive Line to tell the host to prepare to accept the
message
When the data byte has 'oeen assembled, the RI
raises
the Receive Data Ready Line (RDaIARDY)
The host raises the Host Accept (HACCEPT) line
to
indicate it has accepted the data byte




4) The host drops HACCEPT
acknowledging end-of-transfer
^
-nviia last "handshake" is used to transfer the
message
5) x£i*\ ?o the host. At this time the Rest checks the
Sabus flags to see if the message was received
properly.
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then removes the next CTL from the ring and returns to the MAIN routine.
Removing the CTL is the solution for a number of synchronization prob-
lems which could occur if two or more RI's placed CTL tokens on the ring
at the same time. If no CTL arrives within the timer limit, the RI mere-
ly returns to MAIN immediately. Notice that the Receive line is dropped
to tell the host he is no longer receiving.
XMIT—The transmit routine performs two functions. It is used by the
host to record active process names in the RI Pname memory and is also
used to transmit messages through the ring network. If the host wishes
to enter or clear a process name from Pname memory, it raises the Alter
line to the RI, as shown in Figure 7. It then places either a one (if
it wished to enter a process) or a zero (for clearing a process) on the
PNAME ACTIVE line. The RI raises the Demand line when ready to enter the
name into memory and the host places the eight bit address of the loca-
tion to be modified into his output buffer and drops the Alter line. The
RI then enters the data on the Pname Active line into the memory location
indicated by the byte in the host input buffer and loops around to see if
the host wishes to modify another location (the host has approximately 10
microcontroller cycles to raise the Alter line if it wishes to enter or
delete more process names). If the Alter line remains low, the RI places
a CTL on the ring and returns to MAIN. (Note that the host should clear
all memory locations immediately after initial entry to the ring since
the initial power up leaves the Pname memory in an undefined state.)
If the host does not wish to modify Pname memory, it can request to
transmit by raising the Xmit line. This can be done at any time and the
RI will service the request upon the receipt of a CTL token. However,





































before a CTL arrives, the host drops the Xmit line and prepares to receive
the incoming message (as shown in Case 2).
In the transmission phase of XMIT procedure, the message format in
Figure 4 is constructed. After a 32 bit delay (to separate messages on
the ring in case of timing-phase differences between transmitting RI's)
a SOM token is shifted to the ring. The host then begins transmitting
his message to the ring through the RI by the handshaking procedure shown
in Figure 8. Note that the first byte of data (the destination Process
name) corresponds to the Pname information previously discussed. After
the message has been "handed" to the RI, the host drops the Xmit line
(as shown) to tell the RI that the message is complete. The RI then en-
ables the CRC circuitry and shifts out the 32 bit CRC information. The
EOM and the Node Number are added followed by three zeros which serve as
the initial message status bits via the EOMWATCH procedure. This pro-
cedure also adds a CTL to the ring so that another node can assume con-
trol of the network and is therefore executed immediately after the CRC
bits are sent to the ring via the XMIT procedure.
EOMWATCH—The purpose of the EOMWATCH procedure is to enable the RI
to watch for the return of the EOM from the message just transmitted.
This is a critical timing area since the ring might be very short (only
one node connected in the trivial case) and the message could return al-
most instantly. Therefore, this procedure checks to see if the EOM has
already been detected while the RI was busy transmitting the Node Number
and Message Status Bits. If the EOM has already been detected, then the
Node Number and status information are immediately available for process-
ing. If BOM has not yet been received, the RI waits for its return,
checks to see if the node number matches its own (to insure the proper
message is returning), and then passes the Message Status Bits to the host.
31

In either case, if the Node Number fails to match, a ring error
situation is detected and the XEINGERR routine is executed. Also, if the
host fails to provide data to the RI during transmission in sufficient
time to shift it to the ring, then a transmission overrun occurs and the
XMTTERR routine is employed. Also, as previously discussed, if the host
attempts to transmit messages of length (actually, time) greater than the
maximum allowed, the RI uses the DIE routine to exit from the ring and
shut down operation. These three routines will nofyVbe discussed.
XMITERR—This routine is used by the RI whenever a transmission over-
run occurs. The transmitting RI merely places eight ones on the ring
(which will cause a Bipolar Violation when received by the target Rl) to
destroy the message, sets a transmit overrun flag for the host, and adds
the normal ending to the message via the EOMWATCH routine.
XRINGERR—This procedure is similar to the RRINGERR procedure previous- J
ly discussed except that it sets a special flag for the host to indicate
the error was detected during transmission. This tells the host that
either the Node Number which returned was not his, an extra SOM or CTL V
was detected while receiving back his transmitted message, or that the
jbimer went off while awaiting return of the transmitted message.
DIE—This routine is the trap procedure used to keep hosts from "hog-
ging" the ring. Whenever the host attempts to alter Pname memory or
transmit messages for a period of time longer than the maximum allowed,
this routine is enabled and the RI exits from the ring (as in the EXIT
procedure) and then begins an infinite waiting loop. The only way to exit
this procedure is to reset the RI manually which executes the initializa-
tion routine.
Thus, using these procedures, the RI controls both normal and abnormal
operation of the ring. The discussion will not turn to the method of em-




As presented thus far, the NPS Data Communication Ring does not differ
substantially from the Distributed Computer System investigated by Hirt
[_1~] at the University of California at Irvine. Both systems employ a mes-
sage format, send these messages around a ring to target nodes, and use
similar processes to receive and transmit messages. However, though the
systems differ in implementation and design, the one radical difference
between the two networks derives from the manner in which the control pro-
cedures are implemented. In the Irvine system, all sequences were hard-
wired into the RI design using state diagrams and sequencing logic.
Therefore, in order to change the method or order in which messages are
processed, costly hardware modifications must be employed.
To avoid this inflexibility and simplify design, the NPS ring inter-
face incorporates a general-purpose microcontroller which was developed
by Assistant Professor Brubaker with the author to generate the desired
sequences. Assistant Professor Gary A. Kildall, developed an assembly
language for the controller intitled SMAL (Symbolic Microcontroller As-
sembly Language) and the control procedures for the RI were written in
this language. (Appendix 2) This language is operated on the Intellec-8
microcomputer developmental system. Descriptions of the controller and
of SMAL are included as appendices to this thesis and will not be pre-
sented here.
Through the use of this microcontroller and the SMAL language, the
sequencing procedures have been implemented and recorded within the micro-
controller on PROM (Programmable Read-only Memory) chips. The program
used to generate these sequences is found at the end of this report along
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with the generated machine code. The program is well documented via
comment statements in an effort to simplify the correspondence between
the flow charts and the SMAL implementation of them. Since the micro-
controller employs a polling scheme to detect the occurrences of events
within the RI circuitry, it is sometimes necessary to execute several in-
structions between data bit clocking. This requirement implies that the
microcontroller must run faster than the data rate. The critical area
in the program is found in the RECEIVE procedure. After the Node Number
passes, the RI must shift the Message Status Bits immediately to the ring.
However, before this can be done, three instructions must be executed.
Therefore, the microcontroller is required to run at least four times
faster than the data rate to insure proper operation of this procedure.
The remainder of this report will consequently be used to define, ex-




VI. RING INTERFACE CONNECTIONS
In order to formalize the interfacing connections required for a host
to connect to the NPS Ring Interface, the following section is included.
Most of these lines have already been discussed, but are summarized here
for completeness. Figure 9 represents this summary.
Receive Group—The RECETVEL, RDATARDY, and HACCEPT lines are used dur-
ing message reception to deliver the bytes of information from the RI to
the host. The actual data is transmitted over the eight bit data bus
from RI to host. The actual handshaking procedure employed is shown in
Figure 6 and will not be reiterated here.
Xmi.t Group—The XMITL, DEMAND, and HDATARDY lines are used during
transmission of a message to the ring network. The transmit sequence is
defined in Figure 8. Data is passed to the RI from the host over the ap-
propriate data bus.
Local Command Group—The ALTER and PNAME ACTIVE lines are used during
Pname memory modifications as shown in Figure 7. RESET is used to start
the RI operation during initial power up and to cause an exit from the
Die routine. DCT is used by the host to cause the RI to exit from the
ring network.
Status Flags
1. RCRC—When enabled, this flag tells the host that a CRC error was
detected during message reception.
2. ROVER—This flag indicates that a data overrun occurred during
message reception.
3. XCRC—This flag implies that Message Status Bit 3 returned to the
originating RI in the "one" state which indicates that a CRC error was de-
tected by the target RI during reception of a message.
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*4-. XOVER—When enabled, this flag indicates that a transmission
overrun occurred during transmission of a message. This indicates that
the host did not provide data to the RI fast enough to be shifted to the
ring normally.
5. MSB1 and MSB2—These are the message status bits which returned
after message transmission. Interpretation of these flags is shown in
Table 2.
6. RRERROR—When enabled, this flag indicates that a ring error con-
dition was detected during reception.
7. XRERROR--Similar to RRERROR, this flag indicates that a ring er-
ror condition was detected during transmission.
8. DCTD—When enabled, this flag implies that the RI is presently
disconnected from the ring.
Note that the Xmit flags remain valid after transmission of one message
until transmission of the next.
This, then is the interpretation for the Ring Interface Connections
and status flags needed during RI operation. The arrows in Figure 9 in-
dicate whether they are inputs to the RI or outputs from it. The names
























































The NPS ring network is not a fully developed system. The interface
has been constructed and hand tested to insure that the procedures oper-
ate as described. During this low speed testing process, the input con-
trol lines were connected to manually operated toggle switches so that
the host processor could be simulated by a human operator. Also, since
the timer mechanism was designed to operate at high speeds with short
"time-out" intervals, it was necessary to control this function manually.
Low speed operation offered the advantage of facilitating circuitry
and software debugging; however, the full capabilities of the system con-
sequently have not been established. Furthermore, the CRC checking func-
tion of the RI is to be implemented using a single integrated circuit
from Motorola. However, the LSI chip has not been made available from
the manufacturer. Consequently, the CRC circuitry has not been tested.
(Design specifications and documentation for the proposed CRC IC has been
distributed and is included in the appendix for reference.)
Finally, the repeater which is used to amplify and circulate the mes-
sages from the RI has not been designed. Control lines have been estab-
lished, (as shown in Figure 10) , and reference material on proposed imple-
mentation is available in Appendix 5.
In summary, the RI has been tested only at low speeds due to the un-
availability of hosts capable to interface directly to the system. Future
tests should include timer and CRC operation along with high speed data
processing before capabilities and limitations can be fully understood.
Finally, repeater implementation must be completed and tested to provide
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the necessary power to send the data over the distances required and the





















VIII . CONCLUSIONS AND RECOMMENDATIONS
In summary, a prototype ring interface has "been designed and constructed
which offers flexibility, low cost, and the reliability needed to operate
efficiently within the constraints proposed by Hirt. Through the use of
a general purpose microcontroller, future modification to operating pro-
cedures are not only feasible, but economical and software oriented. The
structure of the unit enables modular expansion of the system up to 256
nodes with a linear cost expansion curve. (The estimated cost for each
RI will be approximately $1000.) Also, through the use of Fusable-link
ROM vice the PROM technology now employed, higher speeds in the range of
1 million bits/sec seem feasible.
Recommendations are centered around testing. Although the unit has
been tested at low speeds, a high speed, full scale testing must follow
before the full capabilities and limitations of the system can be known.
This leaves the field open for the research which may reveal more effi-
cient data handling procedures. As of now, the system is a working pro-
totype and must therefore be subjected to the normal testing and modifi-
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A simple microcontroller has been designed by the Computer Science
Group at the Naval Postgraduate School (Brubaker [1]) which can be used
to replace many IC's in random logic designs. The microcontroller is
intended to be the heart of a particular design, with additional random
logic modules at the periphery, as required. The microcontroller performs
only simple tests and operations, with no ALU or subroutine mechanisms
(these mechanisms are added externally, if required).
Although the microcontroller is discussed in detail in Reference [1],
it is briefly reviewed here for completeness. Basically, the micro-
controller has 32 "input ports" and 32 "output ports," where each port
is a single bit line to external modules, as shown in Figure 1.
An 8-bit data bus is also provided for passing information to external
modules. An 8-bit register is also provided for controlling program flow
externally. The use of these ports and registers are described in detail
in Section V.
The microcontroller instructions are stored in Read-Only-Memory (ROM)
,
where the ROM is divided into 256 byte "pages." The instruction set
includes the following simple functions
(a) unconditional branch to a specific address in the range
0-32767
(b) branch on input port true (1) or false (0) to a specific
page location (0-255)
(c) Strobe a specific output port and place data on the data bus.
The purpose here is to describe a simple assembly language for
writing programs for this microcontroller. The language, called SMAL, is
written in PL/M (Intel, [2]), and runs on the Intellec-8 or Intellec-80















Figure 1. Microcontroller organization.
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It is assumed that the reader has a basic familiarity with the micro-
controller architecture throughout the discussion which follows. Further,
it is assumed the reader is familiar with the Backus notation used to
describe language syntax, although the examples used should suffice to
present language forms.
II. The SMAL System
As mentioned previously, the SMAL assembler executes on an Intel
developmental system. The machine code for SMAL is in the standard
hexadecimal format (Intel, [4]), and is loaded with the standard Intel
monitor. The SMAL assembler requires approximately 3K of program memory.
The assembler runs in three passes. The first pass performs the
label resolution, while the remaining two passes generate Intel
hexadecimal tapes for PROM or ROM programming. Two passes are required
for tape generation since the microcontroller word size is 16-bits,
thus requiring two 8-bit words in parallel for each memory location.
The high order bytes are punched on pass-2 and the low order bytes are
punched on pass- 3.
III. Operating Procedures




is issued to transfer control to the first instruction of the assembler.
The assembler responds with
#000
indicating that it is ready to accept the first SMAL statement, beginning
at location 000 in the microcontroller memory. As instructions are
16
typed, the code address is incremented. At any given time, the value
#hhh




Since the assembler requires two more passes on the source program,
the user may wish to have the paper tape punch "on" so that subsequent
passes can be read through the tape reader. In this case, the line numbers
are also punched on the paper tape, but are ignored on subsequent passes,
or if the tape is re-run after correction.
The end of the assembly is denoted by the symbols
$$
The assembler will immediately punch a leader of 40 "nulls" and begin the
second pass. The source program is re-read, and the high order bytes are
punched by the assembler. Each high-order hexadecimal record is preceded
by the symbol ' H '
.
At the end of pass- 2, the assembler again punches a leader and then
starts pass-3. Again, a hexadecimal tape is produced; this time the low
order bytes are punched, preceded by the symbol ' L' . The assembler halts
after pass-3.
The assembler prints a symbol table at the end of the first pass if
the assembly is terminated with
$S
instead of $$ •
As a simple introductory example, the following program checks input
port 3 unit it changes to true. On a true input condition, the value
on the data bus is changed from to FF , and output port 5 is strobed.
16
The program repeats this process after input port 4 to changes to false.




#000 /CHANGE REPEAT, AND BUS ARE SYNONYMS
#000 /FOR 3, 4, AND 5, RESPECTIVELY
#000
#000 START, BUS :=0 /SET BUS TO
#001 -CHANGE = :* /LOOP UNTIL PORT 3 IS TRUE
#002 BUS :=OFFH /SET BUS TO HEX FF
#003 LOOK, REPEAT =: START /LOOP WHEN 4 IS
#004 =: LOOK /OTHERWISE REPEAT THE PROGRAM
#005 $$ 58

In general, the symbol '=' is used to assign assembly time values to
a symbol, the character ',' is used as a label deliniter, the symbols
'=:
' and ':=' are used in conditional and unconditional branches, and
in port assignments, while the minus symbol '-' denotes a false conditional
test and the symbol '=::' denotes an external jump. Note that comments
begin with a '/' and end at the next carriage return symbol (denoted here
by '%')• Multiple statements can be placed on a single line with the symbol
1
;
' separating them. In all cases, the ' ; ' is equivalent to a carriage-
return. The exact language details are given in sections which follows.
IV. Error Messages
Errors in the assembly language source are flagged with the symbol
'%' followed by a bell and a single error character. Note that although
these characters are punched on the paper tape if the punch is on, they
will be ignored by subsequent passes, or if the tape is completely re-run.
The SMAL error characters are:
S - error in statement syntax
X - symbol table overflow*
- error in operand
V - invalid port address
P - off page reference in conditional jump
D - definition error
E - superfluous characters at end of statement
- undefined symbol (detected at end of assembly) ; the symbol
is printed.
A simple sequential statement editor is built-in to the SMAL
assembler to aid correction of paper tapes. This editor is described
in detail in a later section.
.
*Each symbolic name requires n+3 symbol table locations, where n is
the length of the name. The symbol table size is changed by altering
the value of "symsize" in the SMAL assembler source program. This value
is initially set at 200 bytes. There is no restriction on program length.
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V. The SMAL Language
The basic tokens of SMAL are discussed first, followed by the
syntax for the individual statements. In each case, the syntax is
specified using BNF (Backus-Naur Form) , the semantic actions are
specified informally in English, and examples are given in each case.
A. The tokens of SMAL are similar to those of PL/M for
<identifier> and <number>
That is, an <identifier> is a sequence of up to 32 letters and digits,
where the leading character is a letter. A <number> is an integer value
1 6
in the range to 2 -1, specified in one of the following bases:
base base indicator valid digits
binary B 0,1
octal or Q 0,..,7
decimal D or unspecified 0, ... ,9
hexadecimal H 0, . . ,9,A,B,C,D,E,F
A <number> is a sequence of digits, followed by the base indicator. The
leading digit must always be a decimal digit (0 will always suffice for
hexadecimal numbers), and must be valid digits for the selected base.
examples
valid <identifier>s are
X INPUT BUS REPEAT
X2 X2Y3 LONGSYMBOLNAME
invalid <identifier>s are
3X (leading symbol not a letter)
X$Y (contains a character which is not a letter or a digit)
REAJiYL0^7GSTI^NGOFSYJ!^BOI5LBEDFOI^Y^lBOLICNA.^/E
(symbolic name is too long)
valid < number>s are:
1 ID 123 80H 0F3H 25Q
11011B 3F5DH 7720 772Q OFFH
invalid <number>s are
65539 (number exceeds 65535)
FFH (hexadecimal number requires a leading decimal digit)
823Q (invalid digits used in an octal number)
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B. The syntax of a <program> in SMAL is now given.
syntax
1.1. <program> : := <statement set> <eof>
1.2. < statement set> : := < statement> | < statement set> <sep> <statement>
1.3. <statement> : := <label field> <basic statement> <comment>
1.4. <eof> : := $$| $S
1.5. <sep> : := ; | m
semantics
A program is a sequence of < statements separated by carriage-
returns or semicolons, where the last statement is followed by double
dollar signs, or a dollar sign followed by an S. In the latter case,
the value of each symbol used in the program is printed.
Although not reflected in the syntax, a control-I (denoted by fl)
character can be used between the statement elements to "tab" to position
across the line. The tab positions are defined as 1, 8, 15, ..., 7n+l...
(i.e., every seven columns) across the teletype line. The use of tabs
generally reduces the paper tape length since one character is used to
represent several blanks.
All statements are "free-field", and thus are not dependent upon
particular columns of the teletype line. Note also that Rubout and Line-
feed characters are always ignored on input. Thus, paper tapes can be
prepared "off-line" for later assembly.
C. The syntax of the statement elements is given below.
syntax
2.1. <label field> : := <label el ement> |< label field> <label element>


















2.4. <comment> : := /<comment string> |< empty
>
2.5. <comment string> : := {a sequence of arbitrary characters,
not including ';' '«', '#', or '%'}
2.6. <empty> ::= {the null string of symbols}
semantics
The <label field> is a sequence of zero or more <label elements>
,
where each <label element> is an identifier or a number. The labels
are separated from one another, and from the statement being labelled
by the ' , ' symbol
.
If the label is a <number>, then the origin of code generation is
set to this value. If multiple <number>s are encountered in a <label
field>, code generation begins at the rightmost such value. The value
of a numeric label must be in the range to 32767. Note also that the
code origin may be set to an area where code was previously generated.
In this case, additional output machine code records are produced for
this area of memory.
If the label is an <identifier> then two cases must be considered.
If the <identifier> has not previously occurred, then the <identifier>
takes the value of the current code location (and is subsequently completely
synomous with this value) . If the <identif ier> has occurred previously
as a label, or as a defined identifier (see <value definition> below),
then the <identifier> already has an associated value . This value is
then used in the same manner as a <number> to re-originate code
generation at a (possibly) different location.
examples
100H, code generation begins at 100 =256
START, 10H, assuming the location counter is zero upon entry,
and START has not previously occured, START takes
the value 0, and code generation begins at 10 =16 .16 10
Again, there are no column dependencies in the <label field> . All
labels are identified by the comma which follows. Further, note that
the <label field> may be omitted altogether, in which case code
generation continues at the next sequential location.
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A <comment> can appear following the <basic statements, and
continues to the next semi-colon or carriage-return. All symbols in
a <comment> are read but ignored by the assembler. Since a <basic
statement> is optionally <empty>, it is possible to write a <comment>
as the only entry in the <statement>.
D. The syntax of the <basic statements is now presented.
syntax
3.1. <value definition> : := <identifier> = <right part>
3.2. < unconditional jump> ::= =: < right part>
3.3. <conditional jump> : := <port reference> =: <right part>
3.4. <port reference> ::= <port value> | -<port value>
3.5. <output> ::= <port value> := <right part>
3.6. <external jump> : := <external reference> =:: <right part>
3.7. <right part> ::= * | <number> |<identifier>
3.8. <port value> : := <number> |<identifier>
3.9. <literal> : := <number> |-<number> |<identif ier> | -<identifier>
3.10. <external reference> ::= <number>| ^identifiers
semantics
A <value definition> is used to associate a particular number with
an <identifier> name. The <identifier> must not appear elsewhere on the
left of a <value definition> , nor can it occur previous to this statement
as a statement label. If these rules are observed then the <identifier>
defined by the <value definition> can be used in place of the numeric
result of the <right part>.
The < right part> can be one of three types. If it takes the form
'*' then the numeric value of the <right part> is the current code location
(after all elements of the <label field> are processed) . If the <right
part> is a <number>, then the value is simply the number itself, which
must be in the range to 32767. If the <right part> is an <identifier>
then the value of the <right part> is the value of the <identif ier>
.
That is, the <identifier> must appear elsewhere (before or after) as
the left part of a <value definition>, or as a statement label. In
this case, the value of the <identifier> is treated in exactly the






Y = Zl (Zldsfined elsewhere)
GAMMA = *
semantics
The < unconditional statement> causes microprocessor program control
to transfer to the absolute memory location given by the <right part>
.




X (X defined elsewhere)
* (infinite loop)
semantics
A < conditional jump> is used to conditionally alter program control
to a location within the page containing the jump instruction. The
value of <port reference> is either a <number> or an <identifier> which
evaluates to a number through a <value definition> or labeled statement.
The resulting <port value>, however, must always evaluate to a number p
in the range through 31. If the <port value> is preceded by a minus
sign, then the jump takes place on a value on input line p, otherwise
the jump is taken on a 1 value at port p. Program control continues
to the next memory location if the condition is not met.
The jump location which is used when the condition is met comes
from the value of the <right part>. As above, the <right part>
must evaluate to a number k in the range <_ k <_ 32767. Note, however,
that if the value of the code location counter is c after processing
all statement labels, then it must be the case that
[256j L256J
(where InJ denotes the "integer part" of n) . That is, the destination
of the conditional jump must be to a program location on the same page




5 =: 100H (jump to 256 if input port 5 is 1)
X =: 50 (jump to location 50 if the port given by X's
value is 1)
-31 =: * (jump to this instruction while port 31 is 0)
-GAMMA =: DELTA (jump to the location given by DELTA'S value if
the input port given by GAMMA' s value is 0).
semantics
The <output> statement probes an output line and loads data on the
8-bit data bus. In this case, the <port value> is similar to the description
above (i.e., it must evaluate to a number in the range through 31), but
instead designates a particular output line to be strobed. The <right
part> must evaluate to an operand that can be placed on the data bus,
and thus is restricted to the range through 255.
examples
15 := 5 (place a 5 on the data bus and strobe output line 15)
X := OFFH (place FF on the data bus and strobe the output
16
line given by X's value)
XYZ := VAL (place VAL's value on the data bus, and strobe the
line given by XYZ's value).
semantics
In the <external jump> command, which takes the form X =: : Y, an
unconditional jump to location Y occurs with the exception that the
low order bits of Y are replaced by bits from external source X. From
to 8 bits of Y may be replaced. The number and source of the external
bits is a function of address multiplexing circuitry added to the micro-
controller for particular applications.
In general, the jump external command can be used as an externally
selected "case statement." For example, the jump external operation can
be used to rapidly interpret an encoded command (e.g. an op code) received
from external hardware. Y specifies the base address of a table and the
external bits specify the entry into the table. Each entry into the table
normally contains an unconditional jump to a routine to handle the
particular command represented. Note that the placement of such a jump
table is critical. For example, if 4 bits are being replaced, the table
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must be located on a word address that is a multiple of 16.
examples










The <literal> statement allows the programmer to place literal
constants into the program storage area. The form <number> evaluates
to a constant in the range to 65535. If the <literal> is an
cidentifier> then the identifier name must appear elsewhere in a <value
definition> or as a statement label. In this case, the literal becomes
the value associated with the <identif ier> . If -<number> or
-<identifier> is used, then the value v resulting from the <number> or
<identifier> is "inverted." That is, the value which is taken is
65535 - V
Note also that the microcontroller inverts the rightmost five bits of a
memory word when it is fetched from memory (Brubaker [1]), and thus the
rightmost five bits of the literal are always stored in inverted form in








In order to simplify the process of correcting source tapes, a tape
editor is included in the SMAL system. All editing commands are entered
in the "blind" mode which prevents them from appearing on the output tape.
The available commands are:
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(ctl)L — generates a tape leader of 40 nulls
(ctl)A — assemble the remainder of the program
(ctl)A#hhh — assemble down to line #hhh
(ctl)Annn — assemble nnn lines of source code
(ctl)S#hhh — skip down to line #hhh in the source tape
(ctl)Snnn — skip nnn lines of code on the source tape
(ctl)P — print toggle, turns the printing of the program on and
off during assembly
NOTE: (ctl) represents the control key and must be typed at the same time
as the first symbol in the command.
For example, if a source tape with an error in line #5E is to be
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A GENERAL PURPOSE MICROCONTROLLER
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This paper describes a simple programmable control unit
or "microcontroller. " It was designed to provide the
necessary sequence of control signals for many digital
applications including (1) the interface between a
"floppy disk" and a small computer, (2) a control unit
for the IBM System/360 multiplexor channel, and (3) the
serial telecommunications interface for the NPS Ring
Network (the Ring Interface).
The applications of programmable controllers are almost
limitless. They have become a cost-effective solution
to digital control with the advent of low-cost semi-
conductor read-only-memory (ROM) . The advantages of the
microprogrammed approach are summarized below:
1. Structured designs. A more structured
overall design can be achieved as random
logic is reduced.
2. Adaptability. A given design can be easily
changed to meet varying external needs.
(Build one disk controller, and change the
program to suit different computers.)
3. Debugging and update. Changes are made
by altering the control store rather than
rewiring.
k. Faster implementation. Designs go from
conception to prototype faster with a
standard, programmable control unit.
5. Fault diagnosis. Diagnostic aids can be
programmed into the controller itself.
A General Purpose Microcontroller
The microcontroller described here functions basically
like a small computer with a 1.1 microsecond instruction
cycle and at least 256 words of reprogrammable ROM for
program storage. Only four different operation codes
are used: Jump Unconditionally (JU), Jump on True input (JT)
Jump on False input (JF), and Output (OUT). JU causes
an unconditional jump to any location on any of the 256
word pages of memory. JT tests one of 32 inputs to the
controller and jumps to the specified location on the
current page if the test is true t otherwise the next
sequential instruction is executed. JF is similar with
the jump occurinT v/hen the selected input is false .
OUT briefly (100 nanoseconds, nominal) strobes one of 32
control lines and displays an 8-bit data word concurrently.
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In summary, this four-instruction computer can generate
a sequence of control signals, with or without data, to
operate 32 distinct "devices." This sequence can be
altered or repeated using jumping instructions which may-
be conditioned by the state of up to 32 input variables.
The detailed instruction formats are shown in figure 1.
15 13 12 8 7
OUT: unit select data out
JU: 10 page number location
JT: 10 1 input select location
JF: 110 input select location
(Note that bits through 12 are stored in
complement form.
)
Figure 1. Instruction Format
Machine Architecture
The architecture of the controller is shown in block
form in figure 2. For purposes of discussion, it can
be divided into four basic units: memory, instruction
counter, input selector (multiplexer) , and output
selector (decoder) . A schematic is attached to this paper.
Memory.
Instruction memory is provided by pages of l6-bit v/ords
with 256 words per page. Up to 32 pages may be attached
although it appears that many complex applications can
be handled with one or two-page controllers. The upper
three bits of a ROM word feed a decoder to yield eight
distinct opcode lines (only four are currently used).
The next five bits assume a different selection role
depending on the operation (see figure 1). The lower
eight bits provide the address in jumping instructions and
the parallel data for output operations.
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The instruction counter consists of an 8-bit location
counter and a 5-bit (maximum) page counter. After OUT
operations, the IC is simply incremented by one. During
JU operations, the lower "13 bits of^the instruction are
parallel-loaded into the counter, on a successful JT
or JF operation, 8 bits are loaded into the location
counter while the page number remains unchanged. Note
that it is not possible to jump out of a page using a
conditional jump, but it is possible to "fall" off a
page during normal incrementation "of the IC.
The Input Selector.
Bits 8 to 12 of JT and JF instructions are used to
select one of the 32 inputs for testing. This selected
value, coming from a 32-to-l multiplexor, is fed into
the branching logic along with the op-code. Together
they are used to control the loading and incrementing
of the page and location counters.
The Output Selector.
Bits 8 to 12 of an OUT instruction select one of 32 outpul
lines using a 5-to-32 decoder. A 100 nanosecond pulse
is placed on that line just prior to selecting the next
instruction from ROM.
Sample Application; A Traffic Signal Controller
Consider the problem of controlling the traffic signals
in a typical k-way intersection. Let's assume that
North-South (NS) is the favored direction, that is, the
N3 light will stay green unless the East-'.Vest (E7/) walk
button is pressed or a car drives over a sensor buried
beneath the EW lanes. Just for variety (and to make the
control problem more difficult) we will set the NS lights
to flashing yellow,, and the EW lights to flashing red
during late night hours. Figure 3 presents a possible
control sequence for such an intersection.
Implementation with the microcontroller requires that
we first define the input/output characteristics of the
devices to be controlled;
Traffic lights: these will have a 2-bit
binary color input and a "change" input.
V/hen "change" is 1, a new "color" value













































Timer: an 8-bit binary counter which can
be loaded to any value up to 255 and then
self-decrements to zero at one count per
second. An "expired" latch records the
fact that the counter has reached zero.
The latch resets when the counter is loaded.
Late night: a real-time clock which keeps
track of time-of-day and provides a true
output during preselected late-night hours.
Treadle : Any of a group of
the EW traffic lanes. A 1





Walk button: As above, but indicates the
request of a pedestrian to cross in the EW
direction.
Figure k shows the hookup of the devices to the micro-
controller. Note that four inputs are required for
decision-making, five outputs (strobes) to reset and
control the various units, and the data bus is used
for setting the timer and selecting the color of both
signals.
A symbolic program to implement the traffic signal
controller with the microcontroller is given in figure 5<
Symbols are defined using the "equal" symbol (=).
Comments are indicated by a slash (/) . Statement labels
are set off by a colon (:). Fields of the instructions
are separated by commas. The asterisk (*) is used to
indicate the location of the current instruction for
single-instruction loops.





TREADLE=0; WALK=1; NIGHT=2; TIMEOUT=3
/ OUTPUT DEFINITIONS
SETTIMER=0; EW=1; NS=2; CLRTREAD=3; CLRWK=il
OFF=0; GREEN=1; YELLOW=2; RED=3
/ COME HERE AFTER POWER FAIL OR OTHER RESET
RESET: OUT/NS/RED; OUT/EW/RED /BOTH LIGHTS RED
OUT/SETTIMER/30
JF/TIMEOUT/* / WAIT 30 SECONDS




8 JF/TIMEOUT/* / WAIT 30 SECONDS
9 CHECK: JT/TREADLE/CHANGE
,
10 JT/WALK/CHANGE / LOOP UNTIL EVENT
11 JF/NIGHT/CHECK /
/ LATE AT NIGHT, .. .FLASH THE LIGHTS
..2 FLASH: OUT/NS/YELLOW; OUT/EW/RED
.M OUT/SETTIMER/1
..5 JF/TIMEOUT/* / WAIT ONE SECOND
..6 OUT/NS/OFF; OUT/EW/OFF
..8 OUT/SETTIMER/1
19 JF/TIMEOUT/* / WAIT ONE SECOND
20 JU/MAIN / GO SEE IF IT'S MORNING YET
/ CHANGE EW TO GREEN IN RESPONSE TO WALK BUTTON
/ OR TREADLE
21 CHANGE: OUT/NS, YELLOW / SEQUENCE FROM NS GREEN
22 OUT/SETTIMER/5 / TO EW GREEN
23 JF/TIMEOUT/*
24 OUT/NS /RED; OUT/ EW/ GREEN
26 OUT/SETTIMER/20
27 JF/TIMEOUT/* / WAIT 20 SECONDS




OUT/CLRTREAD/0 / RESET TREADLES
OUT/CLRWK/0 / RESET WALK BUTTON
JU/MAIN
Figure 5. Symbolic Traffic Controller Program
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The program requires 35 words of ROM storage. The ROMs
are normally programmed using binary data recorded on
paper tape. These tapes could be generated either
manually", converting each instruction in figure 5 to
binary, or with the help of a symbolic assembler. A
symbolic assembler which runs on Intel's 8008 micro-
computers is available. The statements accepted by this
assembler are more concise (less readable at first) to
make the assembler faster and smaller, and to make uhe
speed of a teletype more bearable. The assembler makes
two passes over the source program and produces a paper
tape" suitable for programming 1702A ROMs.
Possible Extensions
Just as in higher-level and assembler-level programming,
the microprogrammer finds it necessary to repeat the
same sequence of steps at several points in a control
sequence. To save space in the control memory (ROM)
a subroutine capability could be added. This would require
the additional circuitry to stack the current IC value
(CALL) and later restore a stacked IC value (RETURN).
Note that this will degrade performance due to the two
extra instruction cycles required to invoke the shared
routine.
With 1702A ROMs the instruction cycle is limited to
about 1.1 microseconds. Using newer fusible -link ROMS
(or even masked ROMs in production applications) combined
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UNIVERSAL POLYNOMIAL GENERATOR (UPG)
The MC8503 Universal Polynomial Generator (UPG) is used in
serial digital data handing systems for error detection and correction.
The serial data stream is divided by a selected polynomial and the
division remainder is transmitted at the end of the data stream as a
Cyclic Redundancy Check Character (CRCC). When the data is re-
ceived the same calculation is performed. If there were no errors
in transmission, thirnew remainder will be zero.
The MC8503 offers four of the more common polynomials for
error detection techniques including a read forward and reverse on
the CRCC -16 and CRCC-CCITT polynomial functions. These poly-
nomials can be generated by changing the binary select codes as
shown in Figure 1.
Four Unique Polynomial Codes in One Package
Compatible with TTL
Maximum Fan-Out = 1 TTL Load
Data Rate = 5 MHz Typical
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CASE 646
FIGURE 1 - AVAILABLE POLYNOMIALS
CODE
SELECT
X Y / POLYNOMIAL
CRCC 16 1 Fwd) X'G
, X 15 * X 2 » 1
1 CRCC 16 IBkwdl x 16 , x 14 . x - 1
1 1 CRCC CCITT 1 Fwd) X 16 + X 12 " \'> .. 1
1 1 1 CRCC CCI1 T (Bkwdl x 1 C , x 11 . x 4 . 1
1 LRCC-16 X'G t ,
1 1 LRCC 8 Xs • 1
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PROPOSED RING REPEATER DESIGN
Raymond H. Brubaker, Jr.
Assistant Professor of Computer Science
12 June 1974
Introduction
The Ring Interface discussed in this thesis was designed to connect to
a byte parallel host on the one side and a bit serial repeater on the other.
The repeater must connect directly to the inbound ring cable, receive the
signal, recover clocking information, and pass on reshaped (and possibly
retimed) data to the outbound cable. To design the repeater, then, one
must know what type of cable is to be used, what transmission distances
are required (and consider such effects as "pulse jitter"), what type of
driver/receivers are to be used, and what transmission speed is to be used.
The repeater was separated from the ring interface so that these questions
could be defered until the speed capability of the RI was known, and to
further modularize the ring design and allow insertion of a repeater (without
RI) in long cable runs.













l—RI COfc.verr/PirctfvNtrcrL — RX DATA our
Figure 1. Repeater Block Diagram
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Only a single high speed bitstream is transmitted in this self-clocking
ring system. This would suggest the use of single wire, coaxial cable, or
twisted pair transmission lines. Single wire lines have extreme suscepti-
bility to coupled noise and problems with differing ground potentials.
Coaxial lines have very good noise characteristics if very good grounds
can be found for the shield, otherwise ground loop currents can develop
and reduce noise margins considerably. The twisted pair line appears the
best solution to the noise problem. It is a balanced line which can be
driven differentially ; in other words the voltage (or current) on one line
is not of primary importance, but rather it is the difference between the
voltages (or currents) which determines a one or zero bit.
The combination of twisted pair cable and differential line drivers
yields a high immunity to that noise which affects each cable equally
("common mode noise"). The only problem encountered involves common mode
noise which is at a very high potential with respect to ground at the
receiving end. Such noise (say greater than +_ 15 volts) would drive most
semiconductor receivers out of their operating range and cause data
misinterpretation and/or destruction of the receiver. For this reason,
the use of twisted pair cable with a 100% foil shield is recommended.
Shielded twisted-pair cables are available from several manufacturers.
The following look very promising:
Belden 8761
Columbia 02514
Note that these are listed as "audio" grade cables. The smaller "instrument-
ation" grade cables such as Belden 8451 are easier to work with, but more
expensive and display higher capacitance per unit length. The cable, being
basically a R/C network, shows a unique rise time for a given length and
type cable and particular driver characteristics. This means that as pulses
get smaller and smaller (higher frequency data) they will become more and
more rounded due to rise and fall times until they disappear altogether.
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Adjacent bits may also interfere with each other causing a phenomenon known
as "intersymbol interference" or "pulse jitter."
Thus the cable acts as a low pass filter. To avoid serious problems
a rule of thumb is to restrict the data rate and/or cable runs to the point
where the duration of the smallest pulse is at least four times the 90%
rise time of the cable. In experiments with 1000' lengths of the cable
recommended above and representative drivers, rise times on the order of
1 microsecond were measured. This would suggest frequencies giving bits
of 4 microsecond duration, or 250,000 bits per second. (This vrauld allow
125,000 bps data rate on the ring since data bits are encoded two-for-one.
)
See the Fairchild reference at the end of this discussion for an
excellent presentation of transmission cables, data rates, and simple
measurement techniques.
Differential Line Drivers and Receivers
Integrated Circuit line drivers and receivers are available from
several sources including National, Fairchild, and Signetics. The National
8830/8820 (or 7830/7820) drivers and receivers have been used successfully
in experiments at NPS. The receiver (8820) accepts twisted pair inputs and
provides a TTL output to interface with standard logic circuits. The driver
(8830) accepts a TTL input and transmits into twisted pair cable. See
National data sheets for details on these devices.
Recent advances in optoelectronics have produced optically isolated
receivers with nearly total immunity to common-mode noise. Early opto-
isolators were restricted to lower data rates, but recent models (see
Hewlett-Packard reference) are capable of megahertz speeds and are
relatively inexpensive (five dollars) . Opto-isolator receivers are
compatible with the National differential drivers. Such a combination
should produce a virtually noise-immune system.
Bypass Relays
The purpose of the bypass relays is to simply switch the repeater
"physically" out of the ring in case of power failure or during repeater
maintenance. Note that switching out a repeater increases the effective
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cable length between two repeaters and thus effects the cable rise time
causing increased pulse jitter. This must be considered when planning cable
runs and placement of repeaters.
One-Bit Delay
The one-bit delay is a single flip-flop driven at the recovered-clock
rate and serves to re-time the received signal before retransmission.
Output Multiplexer
A two-to-one multiplexor is used to route data from the delay flip-flop
to the ring or from the Ring Interface to the ring. The multiplexed path
is controlled by the connect/disconnect line from the RI . Note that the
RI is designed to "listen" to passing data, watching for a CTL token, before
entering the ring (switching the multiplexer to "connect"). Thus the ring-
data-in line is always valid (when the repeater is not bypassed) and is
derived from the output of the delay flip-flop.
Crystal Clock








Figure 2. Simple Crystal Clock
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Such a clock is quite stable and is as inexpensive as circuits using one-
shot multivibrators. With proper division (using TTL flip-flops or
counters) it could be used to clock the microcontroller, provide the data
transmission frequency for the RI, and provide a reference for digital
phase-locking in the clock recovery circuit.
Consider three uses of an inexpensive 3.58 Mhz "TV" crystal:
(1) For microcontroller clock: Divide-by- four gives approximately
.9 Mhz or 1.1 usee per cycle which is the maximum rate for the
controller.
(2) For RI transmit clock: Divide by 16 gives 224 Khz or 4.5 usee
per cycle. This is the signal for the RI to transmit a bit and
corresponds to a user data rate of 112 Kbs or 9 usee per bit.
(Note that this complies with the frequency limit discussed for
the cable.
(3) For recovered clock reference: See next section.
Note the important relationship between (1) and (2) above. The micro-
controller can execute only eight instructions between successive user
data bits (again, there are two ring bits per "user" bit) . This is just
enough time to check a couple of conditions and set a flag or two. The
ring data rate must be decreased, or the controller speed increased
(requiring faster program memory) if more processing is ever required
between two adjacent bits.
Clock Recovery Circuitry
The bitstream retrieved from the ring is self-clocking in that
frequent one- zero (and zero-one) transitions are guaranteed during
messages. Clock pulses can be regenerated at these transitions. Data








During receipt of tokens (CTL, SOM, EOM) up to three bit periods may pass
with no transitions; the clock recovery circuitry must have sufficient
"inertia" to continue with minimal frequency drift during these periods.
It is also desirable to recover the clock at a frequency which is the
long-term average of the incoming frequency since (1) individual incoming
bits may be time distorted and (2) data will be retransmitted at the
recovered frequency thus re-timing individual bits (correcting pulse jitter)
.
If an attempt is made to recover the clock at a long-term frequency
even slightly different from the incoming rate, an overrun condition
(either bit not available for transmission when needed, or bit lo9t when
next bit arrives before previous is transmitted) is guaranteed after a
finite number of bits.
The problem being presented here is one of phase- locking a local
clock to an input frequency. Linear phase locking techniques may be
applicable (and have been briefly considered) but seem to have a disadvantage
in terms of the time required to acquire phase-lock. To explain, each
node (RI) has a distinct transmit clock phase and frequency, thus two
adjacent messages on the ring may require clock recovery at different
phase and frequency. A linear phase locked loop, in phase with message
i, could time distort message i+1 while trying to lock-on; subsequent
repeaters could further time-distort until data is lost (probably the SOM)
.
Some analytical modeling of this situation would be desirable.
Two paths of solution appear open. The first involves assigning
phase-locking responsibility to one node (this assignment may be temporary)
,
while the second requires investigation of digital phase-locking methods.
The former would pose a threat to reliability unless timing authority
migrated around the ring, but it has not been thoroughly investigated.
The latter will be discussed below.
Figure 3 shows a digital phase control circuit adapted from Bennet
and Davey (see references) . This circuit recovers clocking information
from the incoming data stream. The incoming data frequency should
easily be within one percent of our local crystal generated frequency

























Figure 3. Digital Clock Recovery
display a phase shift of no more than 3.6 degrees (one percent of 360
degrees) with respect to the local clock. The circuit attempts to phase
lock to the incoming data by deleting or adding a pulse as required to
the 16-to-l counter. This frequency change causes a phase shift of about
22 degrees (1/16 of 360) . Thus the circuit maintains lock in quantum
jumps of 22 degrees. Finer jumps could be attained (for a given data
rate) using a faster crystal clock and higher degree of division (32 to
1, for example)
.
When message i+1 arrives, significantly out of phase with message i
(and thus with the recovered clock) / we would like to immediately "snap"
into phase lock and track from there; that is the function of the "out
of bounds" line from the phase detection circuitry.
The phase detection circuitry must compare incoming data transitions
with the recovered clock and then decide to
(1) do nothing if phases are close enough;
(2) retard the recovered clock by setting the "early" latch if recovered
pulse leads a transition;




or (4) snap into phase by resetting the counter if an "out of bounds"
threshold (say, 90 degrees) is exceeded.
A phase detector could be designed around one-shot multivibrators.
This mechanism should provide a clock following the long term average
of the input frequency, but having the added ability to lock instantly to
a new message's phase.
Suggested References
1. The TTL Applications Handbook , Fairchild Semiconductor,
464 Ellis St., Mountain View, California 94042, August 1973,
Section 14.
2. Digital Integrated Circuits Data Book , National Semiconductor
Corp., 2900 Semiconductor Dr., Santa Clara, California 95051.
3
.
Solid State Display and Optoelectronics Designer' s Catalog
,
Hewlett Packard, 620 Page Mill Rd. , Palo Alto, California 94304,
July 1973, pp 23-27.
4. Bennett, W. R. , and Davey, J. R. , Data Transmission
,




RING INTERFACE DESIGN SCHEMATICS
In the drawings that follow, the following information is assumed.
EB$ through DB7 is the output data bus from the microcontroller. HI0
through HT7 is the input byte from the host processor while OBj^ through
OB? is the output byte to the host. Data In comes from the repeater
along with P_ and P_, the two clocks used. Data Out correspondingly is
output to the repeater.
The input/output ports 1$ and II contain the data lines between the
RI and the host while 17 contains the data for the repeater. The edge
connector numbers shown on the Ring Interface Circuitry Module Connec-
tions drawing are identical to the microcontroller definitions in Appen-
dix 3 and are the input and output connections from the microcontroller
to the RI circuitry.
Finally, note that DB^ is used extensively in the RI design and there-
fore had to be amplified for this purpose. This amplification is shown
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/THIS PROGRAM IS USED IN THE RIMG INTERFACE BY THE MICRO-
/ CONTROLLER T0 HANDLE ALL THE- SEQUENCES WHICH HAVE,










































/H0ST DATA READY LINE
/ALTER PNAME LINE
/DISC0NNECT-C0NNECT LINE
/MATCH- PNAME FRSM RI MEM0RY
/ADDRESS MATCH LINE
/CRC ERR0R LINE FRSM CRC CHIP
/RCRCR0V ERRAND BPV-0 LINE
/RI TIMER
/RCRC AND BPV=1 LINE
) /0UTPUT P0RTS













/RECEIVE LINE FR0M RI T0 H0ST
/RI DATA READY LINE
/DEMAND LINE FR0M RI T0 H0ST
/RECEIVE CRC ERROR SET LINE
/TOKEN REGISTER CL0CK SELECT LI!
/RECEIVE 0VERRUN SET LINE
/XMIT OVERRUN SET LINE
/RECEIVE RING-ERR0R SET LINE
















/RI 0UTPUT M0DE SELECT
/H0ST BUFFER L0AD LINE
/H0ST SHIFT REGISTER L0AD LINE
/MEM0RY INPUT SELECT
/MEM0RY WRITE LINE
/XMIT M0D16 COUNTER RESET
/CRC CHIP RESET
/PREVIEW WINDOW RESET (G0BBLE) LINE
/RESET MULTIPLEXOR











BIT 1 SET- LINE
BIT 2 SET LINE




/RI NODE NUMBER =
/1ST HALF 0F NODE NUMBER
/2ND HALF 0F NODE NUMBER
<L0U ORDER)
(HIGH ORDER)




/SET DISCONNECT FLAG T0 1





















S0M = ; RECEIVE




TOKEN : = EAH
OUTPUT : = 2




/WAIT UNTIL HOST SIGNALS CONNECT
/CALL THE ENTER PROCEDURE
/RESET RI TIMER
/SELECT" TOKEN CLOCK = "RECEIVE"
/





/PUT CTL INTO TOKEN REGISTER
/SELECT OUTPUT M0DE = "TOKEN"
/WAIT FOR XM0D3 FLAG = 1
/SELECT 0UTPUT MODE








RMUX :=, RTIMER /RESET RI TIMER
TIMER =: EX2






/ WAIT F0R CTL., TIMER, S0M,




/SET DISC0NNECTED FLAG T0 1
/G0 T0 MAIN
/EMTER PR0CEDURE







;22 E0M . : =
!23 S0M :=
124 CTL :=
'25 El, RMUX := RTIMER
126 E2, CTL =: E3
127 TIMER. =: E4
'23 S0M =: El
'29 DCT =: MAIN
'2A = : E2
'23 E3, XM0D16C :=
:2C XM0DS :=
'2D CTL :=
'2E -XM0D3 =: *
2F E4, DCTD :=
























/WAIT F0R CTL, TIMER,





/WAIT F0R CTL T0 PASS










-ALTER = : X5
/RESET FLAGS
/RESET RI TIMER
/SELECT T0KEN CL0CK = "XMIT"
/G0 T0 MAIN IF H0ST SIGNALS DISC0NNECT
/BEGIN XMITTING IF ALTER=0
/ALTER PNAME SEQUENCE
XI, DEMAND : =
-ALTER =:






/ I . F0R
DEMAND LIME
ST T0 i ' ' AL1 E i LI
































































0UTPUT : = 2
T0KEM := OEAH
-XM0D8 = : *
0UTPUT : = 3
=: MAIM
/TAKE DATA IMT0 H0ST BUFFER
/DR0P DEMAMD LIME
/0=> IMPUT FR0M C0MTR0LLER, 1=>
/PULSE MEM0RY WRITE LIME
/GIVE H0ST TIME T0 RAISE
•/ALTER LIME
/IF ALTER=1 THEM G0 AGAIN
/RESET XM0D16 C0UNTER
/RESET XM0D8 FLAG
/SELECT 0UTPUT = "T0KEM"
/PUT CTL IMT0 TBKEM REGISTER
/WAIT F0R XM0D8 FLAG=
1
/SELECT 0UTPUT = "RELAY"
H0ST
/XMIT SEQUENCE
-XMITL = ; X4
XM0D16C : =
XM0D16 : =
0UTPUT : = 2
-XM0D16 = : *
XM0D16 : =





/IF H0ST D0ESN'T WANT T0 XMIT,
/JUST 0UTPUT CTL AMD G0 T0 MAIM
/RESET XM0D 16 C0UMTER
/RESET XM0D16 FLAG
/SELECT 0UTPUT = "T0KEN"
/
/WAIT F0R DELAY 0F 2 XM0D16
/TIME PERI0DS
/
/PUT S0M IMT0 T0KEN REGISTER
/RESET CRC CHIP DELAYED



















: D 1 6 = :
r ?U
/RAISE DEMAND DATA LINE
RR /0VERRUN
7 /WAIT F0R H2SST DATA READY= 1
/GRAB DATA IMT0 H3ST BUFFER
CM I TERR /0VERRUN??
) /TELL H0ST Y0U G0T DATA
* /WAIT F0R XM0D16 FLAG
/PUT DATA IMT0 SHIFT REGISTER
/SELECT 0UTPUT = "H0ST"
/RESET XM0D16 FLAG
ERR /' 7ERRUN
/WAIT F0R D0ST DATA READY=0
/M0RE T0 XMIT?????
/IF TIMER STILL 0KAY...G0 AGAIN
/ELSE DIE
* . /'./AIT F0R XM0D16











XM0D16 := /RESET XM0D16 FLAG
-XM0D16 =: * /l/AIT F0R CRC T0 XMIT
XM0D16 := /
































: 0E5H /PUT E0M INT0 T0KEN REGISTER
\ = 2 /SELECT 0UTPUT = "T0KEN"
: = /RESET XM0D16 FLAG
= : * /WAIT F0R "X&&BT6&1




= RINUM1 /PUT 1ST HALF 0F ADDRESS INT0
/T0KEN REGISTER
= : * /WAIT F0R XM0D8 =1
= RINUM2 /PUT 2ND HALF 0F ADDRESS
/T0KEN REGISTER
•XM0D16 =: * /WAIT F0R XM0D16=1
/PUT CTL INT0 T0XEN



































litRR /CHECK ADDRESS MATCH
/RESET RM0D16 FLAG
/WAIT F3R RM0D16=1
/SELECT 0UTPUT = "RELAY"
/
/SET STATUS BITS F0R H0ST
/
















































/RAISE DEMAND DATA LIME
/0VERRUM???
/WAIT F0R H0ST DATA READY=
1
/DR0P DEMAND DATA LIME
/0VERRUN???







































































/SET XMIT 0VERRUN FLAG





XRERR0R := 1 /SET XMIT RIMG ERR0R FLAG
RMUX := RTIMER /RESET RI TIMER


























RMUX := RTIMER /RESET RI TIMER
CTL =: RR IMG ERR /
S0M =: RRIMGERR /WAIT F0R CTL, S0M,
TIMER =: RRIMGERR /TIMER, 0R M0D16IS2
-M0D16IS2 =: Rl /
RM0D16 : = /RESET RM0D16 FLAG
MEM I := /SELECT MEM0RY INPUT FR0M RING
-MATCH =: MAIN /IF M0 MATCH, G2S T0 MAIN
RECEIVEL := 1 /RAISE RECEIVE LINE SINCE MESSAGE
/IS F0R US
/RAISE RECEIVE DATA READY LINE
/
/WAIT F0R H0ST ACCEPT 0R 0VERRUN
/0VERFUJ:J! ! ! !
/DR0P RECEIVE DATA READY LIME
/
/WAIT F2R H0ST ACCEPT=0 0R 0VERRUN
/0VERRUN! !
!





-HACCEPT = : R5
- RM Z D 1 6 = : R4
R0VER := 1
= : R6
I0D16 = : R4A / IVERRUN??
TIMER =: RRIMGERR















CTL =: RRINGERR /CTL, 0R S0M
S0M =: RRINGERR /
-RM0D16 =: R5A
CRCCLK := 1 /SELECT RECEIVE/2 CL0CK F0R CRC CHIP
CRCR := /RESET CRC CHIP IMMEDIATE
RM3D16 := /RESET RM0D16 FLAG
RDATARDY := 1 /RAISE RECEIVE DATA READY LINE
HACCEPT =: R7A '/
-RM0D16 =: R7 /WAIT F0R HACCEPT= I 0R OVERRUN
= : R4A /OVERRUN! ! !
!
RDATARDY := /DROP RECEIVE DATA READY LINE
-HACCSPT =: R5 /WAIT F0R HACCE?T=0 0R
-RM0D16 =: R3 /OVERRUN???
: R4A /OVERRUN \ '. ! !
T0KENC := 1 /SELECT T0KEN CL0CK = "RECEIVE"
-CRCBAD '=: RIO /CHECK F0R CRC ERR0R
RCRC := 1 /CRC ERROR IN RECEIVED MESSAGE!
!
TIMER =: RRINGERR /WAIT F0R TIMER
-RM0D16 =: RIO /OR RM0D16
RM0D16 := /WAIT FOR NODE NUMBER
-RM0D16 = : * /TO PASS
T0KEN := 55H /PUT 0NES INTO TOKEN REGISTER
-AOX =: Rl 1 /DID WE GET MESSAGE PROPERLY??
OUTPUT := 2 /SELECT OUTPUT = "TOKEN"
-RM0D2 =: * /WAIT FOR 2 BITS TO PASS
RM0D2 =: *
= : R12
:0 Rll, -RM0D2 =: * /WAIT FOR 2 BITS T0 PASS
:i RM0D2 =: *
2 OUTPUT := 2 /SELECT 0UTPUT= "T0KEN"
3 -RM0D2 =: * /WAIT FOR 0NE TO SHIFT TO RING
14 RM0D2 =: *
S -CRCBPV =: R12 /TEST FOR CRC AND BPV
:6 -RM0D2 =: * /WAIT FOP. THE LAST 0ME TO SHIFT OUT
17 RM0D2 =: *
I R12, OUTPUT := 3 /SELECT 0UTPUT= "RELAY" MODE
,9 R13, RECEIVEL := /DROP RECEIVE LINE
A RDATARDY := 1 /
3 -HACCEPT =: * /PASS STATUS INFORMATION
C RDATARDY := /TO HOST
HACCEPT = : * /
=: MAIN
F
F /RECEIVE RING ERROR PROCEDURE
13ZP.P, RRERROR : = 1 /SET RECEIVE RING ERROR FLAG
RECEIVEL := /DROP RECEIVE LIME
1 RR1, RMUK := RTIMER /RESET RI TIMER
| RR2, S0M =: RR1 /
3 TIMER =: MAIN /WAIT FOR CTL, SO M , OR TIMER
4 -CTL =: RR2 /
CTL : = /RESET CTL FLAG






BF8 DIE, 0UTPUT := 3
KF9 Dl, RMUX :«_RTIMER
"FA D2, TIMER. = : .D3
!FB S0M = : . D
1
'FC -CTL =: D2
!FD PREVIEW :.=
FE D3, DCTD := 1






/SELECT 0UTPUT = "RELAY" MODE
/RESET THE RI TIMER
/
/WAIT FOR TIMER, S0M, 0R CTL
/
/GOBBLE CTL TOKEN
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